the replication of LSIs, and PUFs that use the delay variations of the ring oscillators have been previously used. In addition, a CAM and ring oscillator combination has been studied to improve the performance of the CAM [13] , [14] . The delay variations of the ring oscillators of the ITCAM with the exception of the PUF are considered in this study. The developed ITCAM conducts slightly different data retrievals for each LSI by taking advantage of the delay variations of the ring oscillators.
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III. TERNARY CONTENT ADDRESSABLE MEMORY WITH INDIVIDUALITY
This section discusses the architecture and describe the block diagram of the ITCAM in detail. The ITCAM was developed on the basis of the TCAM so that the delay variations of the comparators can be used as the individual differences of each LSI [13] , [14] . The TCAM is obtained by adding mask memory cells to each word block of the Binary Content Addressable Memory (BCAM), and a "don't care" can be used by setting a mask in each bit. The ITCAM uses the comparators as a ring oscillator and uses the mask memory as a counter. The ITCAM can store the delay variations in the mask memory, so the difference in each word and LSI will appear in the search results. Fig. 1 shows a conceptual diagram of the ITCAM of word number 2 a with a word length of n bits. The ITCAM has the input data of n bits, the search data of n bits, the mask data of n bits, the gray code mode signal of 1-Abstract-This paper presents a Ternary Content Addressable Memory with Individuality (ITCAM) and its application. proposed architecture is constructed the ITCAM, master-slave scheme with ARM processor, and table conversion processing module. The ITCAM has manufacturing variations of each LSI, and executes individuality search. The master-slave scheme for the ITCAM and table conversion processing module are implemented on an evaluation board mounted with an ARM CPU and a FPGA. The results of implementation evaluation show that the frequency distribution of the ITCAM on the same FPGA chip is a normal distribution. The frequency variation of inter-FPGA chips ranges are form 94% to 103% on the basis of the frequency average. The reproducibility of variation is confirmed under certain conditions. Thus, the reported ITCAM is a promising solution for providing a little individuality to each LSI.
I. INTRODUCTION
Content Addressable Memory (CAM) is important architecture for use in robotics technology [1] and artificial intelligence [2] . CAM has faster processing capabilities compared to using software-based CPUs or hardware ASICs. For example, CAM is used in the obstacle avoidance function of a robot. Robot are used for various applications, such as nursing care. These are robots can talk and express feelings [3] . The Ternary Content Addressable Memory with Individuality (ITCAM) was developed as the first step in our study for generating a little individual difference to the data retrieval of each LSI due to manufacturing variations [4] - [6] . These deal with several kinds of manufacturing variations, and we decided to use delay variations in this study. The ITCAM uses delay variations for effective maskable search processing. The delay variations exist in the comparators that are included in the ITCAM. The many ring oscillators were configured by using the comparators of ITCAM and the difference in their frequencies was used as the individual difference. Therefore, it is an efficient method that can provide an individual difference to each LSI.
II. RELATED RESEARCHES
Studies are currently being conducted to reduce manufacturing variations [7] , [8] . On the one hand, several researchers have tried to suppress the manufacturing variations because they reduce hardware reliability. On the other hand, several researchers have used manufacturing variations to develop unique LSIs like the Physical Unclonable Function (PUF) [9] - [12] . PUF technology generates unique identifiers because of the manufacturing variations of PUFs. PUFs have attracted attention as a foundation for developing techniques to prevent 978-1-5386-5323-4/18/$31.00 ©2018 IEEE bit, and the delay variation acquisition signal of 1-bit. On the other hand, the outputs are a 1-bit match signal and an a-bit address value. The memory cell, comparator, mask memory cell, and gray code converter in a one-word block are shown in Fig. 2 . Here, Fig. 3 shows the word block configuration. When the delay variation acquisition signal is 0, each word performs a search operation using the input, search, and mask data. The ITCAM performs the same operation as the TCAM. When the delay variation acquisition signal is 1, one of the XNOR logic inputs is fixed at 0, and the XNOR logics are used as inverters. The NOR logics of n bits are used as a comparator to form a ring oscillator by connecting to the ring form [15] . The output of the ring oscillator is input to the nbit counter using a register of the mask memory cell. Since the frequencies are different because of the delay variations, the value of the counter is different for each word. When performing a comparison operation, the value of the counter is used as the mask value. A bit where a 1 is stored in the mask memory cell is treated as a "don't care" when performing comparisons. If the delay variation acquisition signal passes a predetermined time, it automatically returns to 0, and the ITCAM is transitioned to the circuit of the TCAM to perform the comparison operation.
However, a problem occurred in which the mask value varied significantly on occasions when the count number was different by only one so that the counters of the ITCAM were binary counters as shown in Fig. 4 .
A slight frequency difference in each ring oscillator was not reflected in the mask value because of this. To solve this problem, the ITCAM is equipped with a gray code converter. The reflected binary code, also commonly known as gray code, has a characteristic that two successive values differ in only one bit. We can use the slight frequency difference of each ring oscillator effectively by converting binary into gray code when comparing. The binary code is converted into gray code by taking the XOR of the bit and each upper bit except for the most significant bit. The most significant bit is left just as it is. In this study, this converter is designed as a combinational circuit. Users can select whether to use this converter or not by inputting the gray code mode signal. It depends on the user. The stored value in the mask memory cell is different because of the delay variations, so the search results for each word and LSI are different. Our recent research verify the frequency distribution of the ITCAM on the same FPGA chip, and frequency variation of inter-FPGA chips. The frequency distribution of the ITCAM on the same FPGA chip was a normal distribution and experimentally evaluated on the same FPGA by observing the frequencies of 128 ring oscillators in the ITCAM. Fig. 5 shows that the frequency distribution of the ITCAM on the same FPGA is a normal distribution. The magnitude of the frequency correlation for each ring oscillator varied in case the initial values using placement and routing were changed. However, the frequency distribution remained a normal distribution. The frequency variation of inter-FPGAs was observed by experiment. Ten FPGA (Spartan6 xc6slx150) chips were used for checking the frequency variations. Figure 6 shows each frequency of the ten FPGAs. There is a 94% to 103% range in frequency variation, which is based on the frequency average in address 0. 
IV. MASTER-SLAVE SCHEME FOR THE ITCAM WITH ARM PROCESSOR
The master-slave scheme for the ITCAM is implemented on an evaluation board mounted with an ARM CPU and a FPGA as shown in Fig. 7 . The ITCAM is implemented as a slave and the CPU is used as a master to control the slave [16] . Utilizing the ITCAM as a co-processor is also possible by using the C program through the CPU. The Atmel ATSAM3X8E made by ARM ltd. is used as the master CPU because ARM CPUs are globally available. The slave ITCAM is composed of the original ITCAM and a control unit, which serves a function of data communication. To accurately evaluate the characteristics, the slave ITCAM was given the function of observing the frequency by oscillating without interruption. A function that assigns the ring oscillator operating time in system clock units was also added to the slave ITCAM to achieve experimental reproducibility. The bit length of the word is 32 bits (n = 32), and the number of words is 128 (a = 7). Therefore, this slave ITCAM has 128 ring oscillators. The slave ITCAM has 9,438 Slice LUTs as shown in Table I . The floor-plan in this study is automatically placed and routed. The block diagram of this system is shown in Fig. 8 . Thus, the ITCAM is implemented on a master-slave system. The ITCAM was developed as the first step in our study for generating a little individual difference to the data retrieval of each LSI due to manufacturing variations. However, for realizing several applications using the ITCAM, extension circuits are needed with master-slave scheme. Therefore, we developed a table conversion processing circuit with the ITCAM. This conversion processing circuit receives the output signal from the ITCAM to decide the reaction. The block diagram of this conversion processing is shown in Fig. 9 . This consists of ITCAM and Static Random Access Memory (SRAM). This SRAM stores the response data, and uses for the conversion table. The point of this conversion processing, the ITCAM makes first response, and SRAM makes the real response in case of robot application. This relationship is similar to the relationship of machine learning and sensor modules nervous system. 
VI. EXPERIMENTAL EVALUATIONS

A. Reproducibility of the mask values
Reproducibility was confirmed by checking the mask values of the ITCAM under certain conditions. The mask values were checked five times provided that the ring oscillator operating time is 2,415,919,104 (0x90000000) system clock counts. As a result, on the one hand a high-order of 31-28 bits of mask values was satisfactorily reproduced. On the other hand, the trial variation appeared in a low-order of 19-0 bits of mask values. Table II shows the trial variations of the mask values. The variation of the inter-FPGAs appeared in a higher bit position, which was satisfactorily reproduced. The satisfactorily reproduced higher bit position depends on the ring oscillator operating time.
B. Test for table conversion processing
To confirm the performance of table conversion process, our experiment implemented conversion processing circuit. The method for implementation uses default value for input, and check the output of signal. Fig. 10 is the test module of table conversion processing. This module performs three actions: • First; setting default value search data and memory data in the Register (Reg.). • Second; after inputting Control signal (str) and resetting signal (rst), search data and default memory data transmitted to ITCAM. The ITCAM generates masking data, and matching signal with search-data. • Finally; decoding the result data form SRAM, 7 segment module is shown decoded data. If the generated value coincides with theoretical value, this conversion process works normally. Fig. 11 and Fig. 12 is an example of results. In order to avoid mixup of the output and input at this time, we decided the default value was C at Address number 00, and 01 is 0. As a result, input 00 signal show the Fig. 11 , and input 01 signal shows the Fig. 12 . This establishes the working of conversion process. This architecture has 9,183 Slice LUTs, and number of fully used LUT-FF pairs is 22,521 in Table. III.   TABLE III TEST ARCHITECTURE SYNTHESIS RESULTS.
VII. CONCLUSION
This paper presents a master-slave scheme for the ITCAM and table conversion process. The ITCAM is implemented as a slave, and the ARM CPU is used as a master to control the slave on the evaluation board. At the same time, we developed the SRAM for conversion table. The results of the characteristics evaluation show that the frequency distribution of the ITCAM on the same FPGA chip is a normal distribution and that there is a frequency variation of inter-FPGA chips. On the other hand, table conversion processing makes a good function for expressing the individuality. However, this research needs more followup and data and implementation for robots. Thus, the ITCAM is a promising solution for providing a little individuality to each LSI and LSI-based robots. Continued study is planned to improve reproducibility.
